

# ECE 251: Computer Architecture

## Week 10: Multicycle Datapath & Pipelining

Prof Rob Marano

Spring 2026



# 1. Single-Cycle Recap: The Bottleneck

- **Core Concept:** Every instruction completes entirely within 1 clock pulse. ( $CPI = 1.0$ ).
- **The Reality:** Hardware propagation requires physical time (ps) to stabilize logic gates.
- **The Limitation:** The Clock Cycle Time ( $T_c$ ) is determined by the absolute longest instruction format. For MIPS, the  $lw$  (Load Word) causes 800-1000ps delays.
- **Consequence:** The ALU add instruction inherently idles in compute time waiting for the global cycle to finish.



THE COOPER UNION

## 2. The Multicycle Scheme

- **Solution:** Partition the Single-Cycle datapath into 3 – 5 discrete executing phases.
- **Benefit 1:** Clock mapping is bounded by the slowest individual phase (e.g. Memory Access), permitting 200ps short clock periods.
- **Benefit 2:** Hardware units consolidate (e.g., sharing a single ALU instead of requiring dedicated PC Adders).
- **Cost:** Control structure transitions from simple logical assignment into a Finite State Machine (FSM).



### 3. New Architectural Holding Registers

Because data crosses clock boundaries in a Multicycle scheme, we implement holding registers between hardware components:

- ① **IR (Instruction Register)**: Latches the fetched instruction from Main Memory.
- ② **MDR (Memory Data Register)**: Holds data payload retrieved from RAM.
- ③ **A & B Registers**: Store operands extracted from the Register File.
- ④ **ALUOut**: Captures the calculation output generated by the ALU.



## 4. Multicycle Universal States (0 – 4)

Instructions are routed through the FSM:

- **State 0 (Fetch):**  $\text{Mem}[\text{PC}] \rightarrow \text{IR}$ . Simultaneously,  $\text{PC} + 4 \rightarrow \text{PC}$ .
- **State 1 (Decode):**  $\text{Reg}[\text{rs}] \rightarrow \text{A}$ ,  $\text{Reg}[\text{rt}] \rightarrow \text{B}$ . Calculate the Branch Target.
- **State 2 (Execute):** ALU computes memory sum, logic functions, or branch conditions.
- **State 3 (Memory):** Read or Write to the RAM array.
- **State 4 (Write Back):** Register the finalized numerical calculation to the rd or rt destination.



THE COOPER UNION

## 5. SystemVerilog Emulation of the FSM

```
module controller_fsm(input  logic      clk, reset,
                    input  logic [5:0] opcode,
                    output logic      memread, memwrite, regwrite);

typedef enum logic [3:0] {FETCH=0, DECODE=1, MEM_ADDR=2, MEM_READ=3,
                        MEM_WRITE=4, R_EXEC=5, R_WRITEBACK=6} statetype
statetype state, next_state;

// State Management
always_ff @(posedge clk, posedge reset)
    if(reset) state <= FETCH; else state <= next_state;

// Combinational Next Logic based on Opcode
always_comb begin
    case (state)
```



## 6. The Multicycle Problem

While the clock period latency is optimized, the hardware remains under-utilized.


- During State 1 (Fetch), the mathematical ALU logic sleeps.
- During State 3 (Memory), the internal Register File is idle.
- The machine operates on one instruction traversing 3 – 5 stages sequentially.



THE COOPER UNION

## 7. The Concept of Pipelining (The Laundry Analogy)

To extract system performance, we overlap the instruction execution phases.



- 1 If Wash takes 30 mins, Dry takes 30 mins, and Fold takes 30 mins, processing 4 laundry loads sequentially takes  $4 \times 90 = 360$  mins.
- 2 If we pipeline the sequence, the 4 loads complete in 180 mins.

## 8. The Reality of Pipelining: Hazards

While pipelining overlaps execution to approach a  $CPI = 1.0$ , it physically forces instructions to share the datapath concurrently, creating timing conflicts and wait states called **Hazards**.

- 1 **Structural Hazards:** The hardware lacks resources to support overlapping instructions (e.g., trying to read and write to a single memory array simultaneously).
- 2 **Data Hazards:** An instruction depends on a data result from a preceding instruction that has not yet completed its Write Back phase.
- 3 **Control Hazards:** The processor fetches sequential instructions, but a branch (beq) dynamically changes the Program Counter, rendering the fetched instructions invalid.

When hazards occur, the pipeline must **stall** (wait), reducing performance until resolved via hardware bypassing.



THE COOPER UNION

## 9. Week 10 Summary

- **Single-Cycle:**  $CPI = 1$ , constrained by instruction length boundaries.
- **Multicycle:** FSM State execution, high clock speed, high  $CPI$  mapping (3 – 5).
- **Pipeline:** Hardware overlap, aiming for  $CPI = 1.0$  at high clock frequencies.
- **Next Session:** Analyzing and resolving Structural, Data, and Control Hazards.

